



BRISC-V Tool Box

Donato Kava, Sahan Bandara, Alan Ehret, and Mihailo Isakov

ASCS Lab, Boston University

briscv.dev@gmail.com


The Boston University RISC-V Processor Set (BRISC-V) is a parameterized set of modules for design space exploration for RISC-V ISA based architectures. We call the full set of processors and tools to support them the tool box. Included with the BRISC-V Tool box include (i) multiple RISC-V cores with different levels of complexity (e.g., single-cycle core, multiple-cycle, and reconfigurable pipelined), (ii) a programmable memory system with reconfigurable multi-level cache subsystems, (iii) a flexible interconnect network supporting programmable topology, router size and routing algorithm and (iv) BRISC-V explorer which is GUI software support for selecting parameterized Verilog and (v) the BRISC-V emulator for software RISC-V instruction emulation. The aim of this work is to provide an easy to use, open-source, parameterized, fully synthesizable, platform for students and researchers experimenting with the RISC-V ISA features to quickly bring up a complete and fully working architecture and start applying their own modification.

1 Getting Started


The BRISC-V tool box offers users a variety of different single-core and multi-core systems. Each hardware component of BRISC-V (the cores, cache subsystem and on-chip network) is written in parameterized Verilog HDL modules, enabling architectural changes with parameter settings. The core types currently supported by BRISC-V include RV32I implementations of a small single cycle core, five and seven stage pipeline cores and a larger RV32IF out-of-order core. The cache subsystem and on-chip network interfaces support numerous memory hierarchy configurations. An arbitrary cache size, associativity and number of levels can be selected with module parameters.

1.1 The Processors


1.1.1 The Single Cycle RV32i Processor




1.1.2 The Five Cycle RV32i Processor




1.1.3 The Seven Cycle RV32i Processor



1.1.4 The Out of Order RV32i Processor



1.2 Cache System



1.3 Software Tools

The BRISC-V toolbox is not limited to only Verilog designs, it offers two interactive tools for working with RISC-V. The BRISC-V explorer adds a visual aid for visualizing hardware parameterization. The BRISC-V emulator is offered as a way to emulate RISC-V programs without the need for hardware and shows the state of the processor as each instruction is ran.

1.3.1 BRISC-V Explorer

The BRISC-V Explorer provides a user friendly way to choose parameters and visualize a BRISC-V system. The application runs in a browser allowing users to easily run it on Windows, Linux or Mac. In the BRISC-V Explorer, users can 1) select their desired core type, 2) enter parameters such as memory size for that core, and 3) configure cache parameters including block size and associativity.

Once a user is sure of their processor and generates their design a verilog the explorer tool will generate a verilog design based around the users selections. From there its up to the users imagination on what to do with it.

The screenshot displays the BRISC-V Explorer web application. The browser address bar shows the file path: `file:///Users/user/Documents/BRISC-V_Explorer/index.html`. The application header includes the "BRISC-V Explorer" logo and the "ASCS! ADAPTIVE & SECURE COMPUTING SYSTEMS LABORATORY" logo.

Processor Parameters:

- Data Bit Width:** 32
- Address Bit Width:** 12
- Instruction Queue Length:** 4
- Default Program Path:** `../software/binaries/mandelbrot.vmh`

Block Diagram:

The block diagram illustrates the processor architecture. It features a **Control Unit** at the top, connected to a **Fetch Unit**, **Decode Unit**, **Instruction Queue** (Length: 4), and **Scheduler Unit**. The **Fetch Unit** is connected to **Instruction Memory 4kB**. The **Scheduler Unit** feeds into the **Integer Register File** and **Float32 Register File**. The **Integer Register File** is connected to **ALU₁**, **ALU₂**, and **ALU₃**. The **Float32 Register File** is connected to **F-ALU₁** and **F-ALU₂**. The **Control Unit** also connects to **F-ALU₁**, **F-ALU₂**, **Commit Unit**, and **Writeback Unit**. The **Commit Unit** is connected to **Data Memory 4kB**. The **Writeback Unit** feeds back into the **Integer Register File** and **Float32 Register File**.

1.3.2 BRISC-V Emulator

The BRISC-V Emulator visually shows the state of the processor at every instruction and allows for exploration of a compiled code behaving as expected. Being an in browser tool OS dependencies are avoided allowing for an easy, fast, and intuitive exploration. The register file, instruction break down, memory state and program list are all displayed as the program operates.

BRISC-V Emulator

To run the emulator, press Upload Assembly to load some assembly code (*.s files), Step to single step an instruction, and Run to run until completion or the first breakpoint



Register File:

Register	Value	Register	Value
zero (0)	0	ra (1)	37
sp (2)	1520	gp (3)	0
tp (4)	0	t0 (5)	0
t1 (6)	0	t2 (7)	0
s0fp(8)	0	s1 (9)	0
a0 (10)	0	a1 (11)	0
a2 (12)	0	a3 (13)	0
a4 (14)	0	a5 (15)	0
a6 (16)	0	a7 (17)	0
s2 (18)	0	s3 (19)	0
s4 (20)	0	s5 (21)	0
s6 (22)	0	s7 (23)	0
s8 (24)	0	s9 (25)	0
s10 (26)	0	s11 (27)	0
t3 (28)	0	t4 (29)	0
t5 (30)	0	t6 (31)	0

Instruction Breakdown:

31	20	19	15	14	12	11	7	6	0
imm	rs1	funct3	rd	opcode					
000000010000	00010	000	01000	0010011					

```
37 mv s1,a0
38 addi zero,zero,0
39 addi zero,zero,0
40 addi zero,zero,0
41 addi zero,zero,0
42 auipc ra,0x0
43 jalr ra,0(ra)
44 addi zero,zero,0
45 addi zero,zero,0
46 addi zero,zero,0
47 addi zero,zero,0
48 .file "test.c"
49 .option nopic
50 .text
51 .align 2
52 .globl main
53 .type main, @function
54 main:
55 addi sp,sp,-16
56 sw s0,12(sp)
57 li a5,513
58 mv a0,a5
59 lw s0,12(sp)
60 addi sp,sp,16
61 jr ra
62 .size main, .-main
63 .ident "GCC (GNU) 7.2.0"
64 addi zero,zero,0
65 addi zero,zero,0
66 addi zero,zero,0
67 addi zero,zero,0
68 addi zero,zero,0
69 addi zero,zero,0
70 auipc ra,0x0
71 jalr ra,0(ra)
72 addi zero,zero,0
73 addi zero,zero,0
74 addi zero,zero,0
75 addi zero,zero,0
```

Memory:

STACK SEGMENT --	
0x000005f0:	0x00000000 --
HEAP SEGMENT	
DATA SEGMENT	
TEXT SEGMENT	
0x00000104:	0x00000013 //addi zero,zero,0
0x00000100:	0x00000013 //addi zero,zero,0
0x000000fc:	0x00000013 //addi zero,zero,0
0x000000f8:	0x00000013 //addi zero,zero,0
0x000000f4:	0x //jalr ra,0(ra)
0x000000f0:	0x //auipc ra,0x0
0x000000ec:	0x00000013 //addi zero,zero,0
0x000000e8:	0x00000013 //addi zero,zero,0
0x000000e4:	0x00000013 //addi zero,zero,0
0x000000e0:	0x00000013 //addi zero,zero,0
0x000000dc:	0x //jr ra
0x000000d8:	0x01010113 //addi sp,sp,16
0x000000d4:	0x00c12403 //lw s0,12(sp)
0x000000d0:	0x //mv a0,a5
0x000000cc:	0x //li a5,513
0x000000c8:	0x01010413 //addi s0,sp,16
0x000000c4:	0x00409603 //sw s0,12(sp)
0x000000c0:	0xff010113 //addi sp,sp,-16
0x000000bc:	0x00000013 //addi zero,zero,0
0x000000b8:	0x00000013 //addi zero,zero,0
0x000000b4:	0x00000013 //addi zero,zero,0
0x000000b0:	0x00000013 //addi zero,zero,0
0x000000ac:	0x //jalr ra,0(ra)
0x000000a8:	0x //auipc ra,0x0
0x000000a4:	0x00000013 //addi zero,zero,0
0x000000a0:	0x00000013 //addi zero,zero,0
0x0000009c:	0x00000013 //addi zero,zero,0
0x00000098:	0x00000013 //addi zero,zero,0
0x00000094:	0x //mv s1,a0
0x00000090:	0x00000013 //addi zero,zero,0
0x0000008c:	0x //call main
0x00000088:	0x000000f3 //addi t6,zero,0
0x00000084:	0x000000f3 //addi t5,zero,0

2 Manual Parameter Selection

Outside of the explorer tool where parameters are selected when generating, parameter selection in the processor verilog files is just as easy. Parameters are at the top of the RISC_V_Core.V file. As seen below, in an example from the 7 cycle processor, the parameters are laid out and named as clearly as possible. Its is important to properly fill in the PROGRAM parameter to match the path on your computer where a generated verilog hex file is located.


When making personal changes to the processors we recommend to use the parameters to keep the parametric property of the processor set and for ease of experiments later on.

```
parameter CORE = 0,  
parameter DATA_WIDTH = 32,  
parameter INDEX_BITS = 6,  
parameter OFFSET_BITS = 3,  
parameter ADDRESS_BITS = 12,  
parameter PRINT_CYCLES_MIN = 0,  
parameter PRINT_CYCLES_MAX = 15,  
parameter PROGRAM =  
    "../software/applications/binaries/short_mandelbrot.vmh"
```

3 Compilation Software

3.1 Compile Tool


In the software directory there are three folders called **applications**, **compiler-scripts** and **riscv-compiler**. There is also a file named `compile.sh` which will generate all the binary files in the binaries directory, from the C programs in **applications/src/**, using the **riscv-compiler**. Editing **compile.sh** can allow for not provided program binaries to be generated. In the applications folder there are two sub folders, **binaries** and **src**. In the **src** folder there are 12 sample C programs and in the binaries folder there are sample program's `.asm`, `.dump`, `.mem`, `.s`, and `.vmh` versions. In compiler-scripts there are perl scripts used to arrange the BRISC-V[®] program kernel. The folder **riscv-compiler** contains two folders named **bin** and **libexec**. Libexec contains a number of sub-folders which are empty while bin contains the RISC-V gcc tools used for generating binary files to compile and generate binaries for the RISC-V rv32 ISA.



3.1 Compile Process

To assist in developing software for the different BRISC-V processor, it is accompanied with a GCC RISC-V cross-compiler. The figure above depicts the software flow for compiling a C program into the compatible BRISC-V instruction code that can be executed on the processor. The compilation process consists of a series of seven steps.

1. First, the user invokes **riscv32-unknown-elf-gcc** to translate the C code into assembly language (e.g., `./riscv32-unknown-elf-gcc -S fibonacci.c`).
2. In step 2, the assembly code is then run through the linker to set up the stack pointer and return value registers (e.g., `./link.pl fibonacci.s`). Its output is a .asm file.
3. In step 3, the user compiles the assembly file into an object file using the cross-compiler. This is accomplished by executing **riscv32-unknown-elf-as** on the .asm file (e.g., `./riscv32-unknown-elf-as fibonacci.asm -o fibonacci.o`).
4. In this step, all the jump addresses are properly linked with `./riscv32-unknown-elf-ld -N -Ttext 0x0004 --unresolved-symbols=ignore-all fibonacci.o -ofibonacci`.
5. In step 5, the object file is disassembled using the **riscv32-unknown-elf-objdump** command (e.g., `./riscv32-unknown-elf-objdump fibonacci.o`). Its output is a .dump file.
6. In step 6, the constructor script is called to transform the dump file into a Verilog memory .vmh file format (e.g., `./riscv32-unknown-elf-objcopy fibonacci.dump`).
7. Finally, a second constructor script is called to transform the dump file into another Verilog memory .mem file format (e.g., `./dump2vmh fibonacci.dump`). Different Verilog simulations or FPGA synthesis tools use different formats, i.e., .vmh or .mem. They contain the same data. Programs/Applications that have some initial values/data stored in memory will also have a data file generated for them (e.g., `data_fibonacci.vmh/mem`).



For script-based compilation, if you run `./compile.sh`, it will take a set of predefined C applications/programs in the **application/src** folder and compile all of them. If you would like to compile your own application (e.g., `albert_s_beautiful_code.c`) with your own stack pointer size (`albert_s_stack`, a decimal number), you can execute `./compile.sh albert_s_beautiful_code.c albert_s_stack`. (e.g., `./compile.sh foo.c 128`).

